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Regular Brief Papers 
A CMOS OTA for HF Filters with Programmable 
Transfer Function 
Eric J. van der Zwan, Eric A. M. Klumperink, and Evert Seevinck 
Abstruct-A CMOS OTA for programmable HF filters is 
presented. When used in an OTA-C integrator, the unity-gain 
frequency phase error remains less than 0.3” for frequencies up 
to more than one tenth of the OTA bandwidth. Since this phase 
error is preserved over the C,,, range of the OTA, the OTA is 
suitable for filters with a programmable transfer function. 
I. INTRODUCTION 
EVERAL CMOS OTAs suited for the design of S filters have been reported [ll-[5]. The poles and zeros 
of these filters are defined by the unity-gain frequencies 
f U , = G , / ( 2 d L )  of OTA-C integrators (G, is the 
transconductance of the OTA and C, is its load capaci- 
tance). Usually G, is tunable over a sufficient range to 
compensate for process- and temperature-dependent er- 
rors. However, the tunability of G, can also be used to 
implement programmable filters [6], [71, which will be the 
scope of this paper. 
It is well known that filter properties are extremely 
sensitive to integrator phase errors at f u g  [l], [8]. Since 
these phase errors generally depend on processing and 
temperature variations, a phase correction scheme (“Q 
control”) is needed [2] .  If the integrators in a filter are 
identical to or are scaled versions of a “master integrator,” 
one control loop can control the phase of all integrators 
via a “master-slave’’ concept. However, since the phase 
error generally also varies when G, is tuned, only simul- 
taneous tuning of f of all integrators is then possible 
(e.g., [3]: a low-pass filter with programmable cutoff fre- 
quency). 
The OTA presented in this paper has a built-in phase 
compensation, which allows tuning of G, while maintain- 
ing a small phase error. In a filter built with such OTAs, 
independent programming of f u g  of the individual inte- 
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grators becomes possible. This enables programming of 
not only the filter cutoff frequency, but also of the trans- 
fer function itself. 
11. OPERATION OF THE OTA 
The OTA to be presented is derived from the transcon- 
ductor shown in Fig. l(a), which was proposed in [91. All 
back gates are connected to ground (NMOS) or to the 
positive (PMOS) supply voltages. The transistors operate 
in saturation and are characterized by the simple first- 
order model: 
As explained in [9], the differential pairs M,/M, ,  
M,!M4, and M , / M 6  operate as attenuating voltage 
copiers, copying input voltage uin to T/ss7 and vgs8 with 
different signs, but with the same offset V,. This scaled 
copy of uin is converted to a linear differential current by 
square-law devices M ,  and M,. By means of current 
mirror M,, /M16 this differential current is transferred to 
the output. Using (1) and assuming M ,  = M,, M3 = M4 = 
M5 = M6,  and M ,  = M,, the transconductance of the OTA 
can be calculated: 
G, = = 4 k 7 4 m ( V c  -VT7) .  
“in 
Equation (2)  shows that G, is electronically variable by 
means of V,. Since V,  must be high enough to keep the 
lower tail-current sources 21, operating, Vgs7 and Vgs8 are 
rather high. This is unfavorable for the dc gain and power 
consumption of the OTA. To decrease the effective 
gate-source voltage of M ,  and M,, transistors M y  and 
M , ,  were added in series with them (see Fig. l(b); the tail 
currents 21, of the differential pairs are provided by 
source V0 and Mll-M14). 
For linear operation of the OTA, the stacked transis- 
tors M ,  / M 9  and M ,  /Mlo must operate as square-law 
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Fig. 1. (a) OTA proposed in [9]. (b) Modified OTA using stacked 
voltage-to-current-transducers. In Fig. 2 the square root 
of the measured drain current of a stacked pair of equal 
transistors and a single transistor are compared. A straight 
line would indicate a perfect square-law behavior. Careful 
inspection of the curves shows that the stacked pair 
approximates this ideal situation better than a single 
transistor. This can be understood as follows. Using the 
square-law model (l), the drain current of the stacked 
pair is calculated as 
with 
k7 
ke, = 
(1 + JWq2 
Fig. 2. ,& versus of a single 50/10 NMOS transistor compared 
to a stacked pair of 50/10 NMOS transistors: the stacked pair has a 
better square-law behavior for VKs = 0.6-3 V. 
and 
Equation (3) is a square-law relation similar to (1). An 
analysis of second-order effects reveals that mobility re- 
duction is the most important cause of deviations from 
the square-law model. Because VTeq > V, and because 
voltage (Vg7 - V,, - VTe,) is distributed over two transis- 
tors, these deviations are smaller for the stacked pair than 
for a single transistor operating at the same voltage. 
Although V,, is significantly enlarged by the body effect, 
the variation in V,, due to uin has a negligible effect on 
the drain current when compared to deviations caused by 
mobility reduction. Furthermore, since k < k ,  and 
VTeq > VT7, the drain current of the stacked pair is signifi- 
cantly smaller than for a single transistor operating at the 
same voltage. This improves the dc gain and power con- 
sumption of the OTA. 
111. PHASE COMPENSATION 
An ideal integrator would have a phase shift of -90" 
at f u g .  In a practical OTA-C integrator the finite band- 
width of the OTA will cause excess phase shift while the 
finite dc gain causes phase lead. For high unity-gain 
frequencies, the phase lag dominates the phase error. 
This excess phase shift can be compensated by a zero that 
is introduced by capacitors C,, and Ce2 parallel to M ,  
and M,, (see Fig. l(b)). 
An analysis of the phase error at f u g  of the OTA of 
Fig. l(b) loaded with a capacitot C ,  was carried out. 
Transistors were modeled by g,, gds,  Cg,, C,,, and C,, 
(assuming M I  = M,, M3 = M4 = M5 = Mh, M ,  = M8 = M ,  
= M l o ,  MI, = MI2, M,, = MI4, M I 5  = MI6) .  Assuming 
arctan(m) 2: W T  (error Q 1% for W T  Q 0.21, the phase 
1722 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 26, NO. 11, NOVEMBER 1991 
error at f u g  can be approximated by 
with 
c, = e,, = ce2. 
A is the channel length modulation parameter 
(dzd/dVds)/ld.  The first term of (4) is the excess phase 
shift due to the pole of the transconductor caused by 
parasitic capacitances at the gates of M3 and M, [9]. The 
second term is caused by current mirror Mls/M16. The 
third term is the phase lead due to the finite dc gain of 
the integrator, and the fourth term is the phase lead 
caused by the zero that is introduced by the compensation 
capacitors C,, and Ce2. 
When C,  is suitably chosen, the phase error for a 
nominal value of V,  can be eliminated by means of Z, (4). 
f u g  of the integrator can be tuned by adjusting V,. As the 
first and the third term of (4) are proportional to V,  - V,,,, 
this results in variation of the phase error. The variation 
in the first term of (4) can be eliminated by making ,/& 
proportional to V,  - V,,,, which means that V, - V,,, 
should be proportional to V,-  V,,,. This can be done 
without affecting the G, of the OTA [9, eq. (2c)l. The 
remaining phase error variation is caused by the variation 
in the third term of (41, which in fact equals 1/A, [rd] 
( A ,  representing the dc gain). This variation can be 
acceptable for an OTA with sufficient dc gain. For exam- 
ple, the phase error variation for A ,  varying from 40 to 60 
dB will be t-0.25". 
The ratio between V, - V,,, and V, - V,,, for opti- 
mum phase compensation depends on temperature and 
technology variations. However, it will be equal for 
matched integrators on the same chip. This means that 
the optimum ratio needs only to be established once for a 
group of identical integrators (one "Q-control" circuit). 
When applying this ratio to the individual integrators, 
independent programming of f u g  of individual integrators 
is possible, while maintaining a low phase error. 
IV. EXPERIMENTAL RESULTS 
For quick evaluation of the above theory, the OTA of 
Fig. Nb) was fabricated on our analog CMOS array 
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Fig. 3. (a) Second-order notch filter. (b) Frequency characteristics of 
the filter for V, tracking V,  according to (V,  - Vr,,)/(Vo - VT) = 3.2. 
(c) Idem for a constant V, = 0.64 V. (d) Idem for constant G,,,,G,,,, and 
Q = 0.5, Q = 1, and Q = 2. 
(ACMA) in the UTCMOS process (V,, = 0.15 V, kN = 
40 pA/V2,  VTp = -0.4 V, k ,  = 14 pA/V2). The supply 
voltage was 5 V and the input voltage was at a 2.5-V 
common level. Depending on V,  and V,, the OTA power 
dissipation was 1-5 mW. For G, fixed at 210 pS, the 
nonlinearity error was below 1% for a l-Vpp input voltage. 
A G, range of 74-280 pS is obtained for a 0.5-V,, input 
voltage with less than 1% nonlinearity error. The THD at 
1 kHz was below 0.2% over this G, range, increasing to 
0.4% at 1 MHz. A larger G, range is possible at the cost 
of a lower input voltage swing and vice versa. This is 
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because V,  - VTeq must be larger than 4Cl/k31uinl to 
keep M,-M,, in strong inversion (equations (2), (3)). 
The measured short-circuit bandwidth of the OTA was 
5-8 MHz (depending on VOX The resulting phase shift 
was compensated by C,, = C,, = 10 pF. The residual phase 
error was examined by building and measuring a notch 
filter (Fig. 3(a)). It can be shown [8] that for small phase 
errors A+, the transfer of this filter at the notch fre- 
quency w o  is 
The filter of Fig. 3(a) was breadboarded using OTA’s 
fabricated on ACMA and with C , = C , = 3 2  pF. For 
correct phase compensation the (V, - VT,,)/(Vo - V,) ra- 
tio was kept constant at 3.2. Fig. 3(b) shows the amplitude 
characteristics of the notch filter for several equal values 
of G,, and G,, ( Q  = ,/G,,,,C,/G,,,,C, = l).’ A notch 
frequency range of 300 kHz to 1.2 MHz is achieved. The 
notch is always below -40 dB, which means that the 
phase error is less than 0.3” (equation (5)) .  Without phase 
compensation this notch depth would only be achievable 
for frequencies up to approximately 1/200 of the OTA 
bandwidth ( = 4 0  kHz instead of 1.2 MHz). Fig. 3(c) 
shows what happens if Vo-VT is constant instead of 
proportional to V,  - VTeq: the notch depth rapidly de- 
creases when G,,, deviates from its optimum value, which 
confirms the effectiveness of the phase compensation. In 
Fig. 3(d) independent programming of G,,,, and Gm2 is 
shown, thus varying the transfer function. The product 
G,,,,G,,,, is kept constant, so that the notch frequency is 
fixed and Q varies from 0.5 to 2. Again the notch depth 
remains more than 40 dB. 
V. CONCLUSIONS 
An OTA suitable for HF filters with a programmable 
transfer function has been proposed. By using stacked 
‘Breadboard parasitics cause a capacitance C, from the output of the 
filter to ground. Therefore the high-frequency output level is not 0 dB, 
but C ,  /(C2 + C,).  
square-law transistors the linearity, dc-gain and power- 
consumption properties of the OTA are improved. Com- 
pensation capacitors keep the phase error at f u g  of an 
OTA-C integrator smaller than G 0.3” up to more than 
one tenth of the OTA bandwidth. Moreover, by making 
bias voltage V, of the OTA suitably dependent on G,- 
control voltage y,, this phase error remains low even 
when G,,, is varied. 
The maximum achieved f u g  was limited to 1.2 MHz 
mainly because no transistors with shorter channel length 
than 10 p m  were available. Furthermore, the tuning of 
the transconductance and phase compensation was per- 
formed manually. Further research has to be done to 
explore the possibilities of automatic tuning and the ex- 
tension to higher frequencies. 
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